Monolithic Power Systems (MPS) – Barcelona, Barcelona
Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world---come join our team and see how YOU can make a difference.
Job Description: Job Summary: We are looking for a Staff Physical Digital Design Engineer to join our team of Design Engineers in one of our offices in Europe. This role will be on-site, no remote option is available.
The candidate will be responsible for all aspects of physical design and implementation. In this role, you will participate in the efforts of establishing physical design methodologies and flow automation.
The Physical Design Engineer will be part of the design development team. The candidate will work on the digital design implementation and verification of mixed-signal ICs utilizing standard EDA tools. Products to be designed/verified include power management and mixed signal functions.
MPS products include: switching regulators, sensors, motor control, display drivers, audio amplifiers and power management ICs for fast-growing portable and non-portable markets such as broadband modems, notebooks, cell phones, telecom, fiber optics, digital camera, automobile and network equipment.
Essential Functions: Responsible for physical design, development, & verification of digital/mixed-signal ICs.Chip & block floorplan/implementation, power/clock distribution, chip assembly, P&R, STA, & LVS/DRC to closure.Work closely with digital/analog design team for physical implementation and custom analog blocks/interface/IPs.Help build an automated environment for RTL-to-PNR using high-level languages and devops-like services.Qualifications: Requires advanced degree in Electrical Engineering/Computer Science or equivalent.7+ years (preferred) of Physical Digital Design experience.2+ years (preferred) ASIC design, verification, or related work experience.Good written/verbal communication English skills and strong teamwork collaboration.Ability to work independently, follow instructions according to design specifications and execute tasks to hit milestones with quality.Strong knowledge of ASIC development process and digital design techniques.Experience with programming, scripting and automation languages like Perl/TCL/Unix.Strong technical abilities & understanding in these areas: Verilog/System Verilog coding.Synthesis, LEC, CTS, DFT, RC Extraction, and STA closure across multiple process corners.
Multipower domain, signal integrity, & power/IR drop analysis.
Linting and CDC requirements.
Expertise in both hand-written and tool-driven functional/timing ECO.
Physical Design Verification methodology to debug LVS/DRC issues at chip/block level.
Industry physical tools: Cadence (preferred) or Synopsys.
Digital on top designs using both bottom-up and top-down flows Hierarchical STA for chip top designs.
Advanced nodes below 16nm, FinFET.
Experience with the following is desired:Statistical STA, AOCV, SI, and noise analysis.Knowledge of power management industry/applications I/F: I2C, SPI, USB, PMBUS, etc.Location: Spain: BarcelonaMonolithic Power Systems, Inc. (MPS) strives to build and maintain a culture of diversity, equity, and inclusion. We recognize that diverse voices and ideas make our company and our products stronger, and we believe that our employees benefit when they are immersed in an inclusive culture of teamwork, fairness, and tolerance. We are mindful that creating an inclusive workplace that supports all employees is critical to our success.
Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.
#J-18808-Ljbffr