Lo sentimos, la oferta no está disponible,
pero puedes realizar una nueva búsqueda o explorar ofertas similares:

Ingeniero Ciberseguridad, Valencia

Ingeniero Ciberseguridad en Valencia.En Hays estamos colaborando con una multinacional tecnológica especializada en proyectos de I+D+i ofreciendo soluciones ...


Hays - Valencia

Publicado 17 days ago

Dirección De Ingeniería Y Mejora Continua

Dirección de Ingeniería y Mejora ContinuaRESPONSABILIDADESLiderar y coordinar al equipo de Ingeniería y Mejora Continua, promoviendo un entorno de trabajo po...


Fritz&Muller - Valencia

Publicado 17 days ago

Ingenier@ De Diseño Mecánico 3D/ Senior Mechanical Engineer

INGENIER@ DE DISEÑO MECÁNICO 3D/ SENIOR MECHANICAL ENGINEERJornada completaPara proyectos internos de TSE, precisamos un Senior Mechanical Engineer para trab...


Tse Technology Solutions - Valencia

Publicado 17 days ago

Principal Design Evaluation Engineer

.Principal Design Evaluation EngineerApplyLocations: Spain, Valencia, Cortes Valencianas; Ireland, LimerickTime Type: Full TimePosted on: Posted 3 Days AgoJo...


Information Technology Association Galway - Valencia

Publicado 17 days ago

Senior Graduate Or Engineer With Specialization In Analog Microelectronics

Detalles de la oferta

Senior Graduate or Engineer with Specialization in Analog MicroelectronicsThe IFIC-Valencia and ETSE-University of Valencia announce the call for 1 contract with an extension of 2 years for a Senior Graduate or Engineer with Specialization in Analog Microelectronics. The contract is financed by the MCINN with European funds NextGenerationEU (PRTR-C17.I01) and by the Generalitat Valenciana in the Program of Complementary Plans for R+D+i in Astrophysics and High Energy Physics (ASFAE/2022/031).Contract Duration: 2 yearsApplication Deadline: Dom, 15/10/2023Job Responsibilities:Review of the current PLAS V2 design to assess whether the specifications in terms of ENOB (~11 bits) and analog sampling bandwidth (200 MHz) can be achieved improving the present design.Define the actions on the PLAS ASIC concept/implementation to achieve the required specifications for GRIT.Extension or modification of the PLAS V2 design to include a filter on the input signal or a method to use the ASIC pre-amplifier reset system to reduce baseline effects at high count rates.Definition and design of the ASIC test system and protocols.Contact:#J-18808-Ljbffr


Salario Nominal: A convenir

Fuente: Jobtome_Ppc

Requisitos

Built at: 2024-11-20T03:02:58.671Z