Senior Dsp & Digital Communications Design Engineer

Detalles de la oferta

.Senior DSP & Digital Communications Design EngineerApply remote type: Hybrid, locations: Madrid, time type: Full time, posted on: Posted Yesterday, job requisition id: R0255549.Location: Madrid, SpainA Joint Venture between Thales (67%) and Leonardo (33%), Thales Alenia Space is a global space manufacturer delivering, for more than 40 years, high-tech solutions for telecommunications, navigation, Earth Observation, environmental management, exploration, science and orbital infrastructures.Mission:The candidate will work in digital communication programs for space applications such as the communication between a Rover installed on the Moon and the communications unit or AI techniques applied to Satellite Images Processing.The candidate will work integrated in a multidisciplinary team together with VHDL, SW and HW engineers.Roles & Responsibilities:The candidate will perform the following tasks:To evaluate the customer specification and perform the flow-down of these requirements (up/down conversions, digital filtering, modulation/demodulation, coding/decoding, NCO, interference mitigation) to VHDL specification.To generate the MATLAB/Simulink models of the processing blocks when needed to detail the VHDL requirements, taking into account the translation from floating-point to fixed-point.To review the Design, Development and Validation Plan of the FPGA according to the FPGA requirements or C-Microprocessors solution.To participate in the C/FW-HW integration tests in order to ensure the correct implementation of the FPGA design with respect to the customer specification.To participate in the unit design reviews with customers in an international environment as leader of the unit data processing performances.To apply Artificial Intelligence to Space Applications such as image processing or communications optimization.To participate in R&D activities related to new data processing techniques and new developments for space applications related to Signal Digital Processing.Education:Bachelors/Master degree in Telecommunication Engineer (MSc), or equivalent, with firm background on Signal and Systems theory, digital communications and electronics.Experience:Good experience in designing and development of SDR/digital communication architectures and algorithms applied to communication systems: modulation schemes, error correction coding, characterization of communication links (channel distortion, EVM, BER, FER).Good experience in Digital Signal Processing Design for Up/Down conversions, digital filtering, suppressed/reduced carrier and spread-spectrum digital modulation/demodulation, coding/decoding, NCO, interference mitigation, etc.Experience in designing of Signal Processing Algorithms (DSP), specification and performances evaluation oriented to FPGAs or Microprocessors. A deep understanding of floating-point to fixed-point algorithm translation is a must


Salario Nominal: A convenir

Fuente: Jobtome_Ppc

Requisitos

Ingeniero/A En Mecatronica O Electricidad

Somos una empresa de montajes eléctricos en A. T. y B. T., climatización, telecomunicaciones y renovables. Tenemos más de 10 años de antigüedad. Tareas Técni...


Desde Electricidad Lac, S.L. - Zaragoza

Publicado a month ago

Zaragoza Profesorado Fp Mto Electromecánico 2024-10

Buscamos una persona con titulación: Ingeniería, industrial, mecatrónica, electrónica, eléctrica y Master de Profesorado Módulos a impartir: Turno VESPERTINO...


Desde Salesianos Smx - Zaragoza

Publicado a month ago

Tecnico/A De Mantenimiento De Instalaciones Teruel

Descripción del empleo Su principales funciones serán: La realización de los trabajos de mantenimiento preventivo y conductivo planificado según órdenes de t...


Desde Veolia - Zaragoza

Publicado a month ago

Mechanical Design Engineer

.Destinus is an aerospace technology company founded under the belief that in the future distance shouldn't matter at all. We are therefore building the near...


Desde Destinus Sa - Zaragoza

Publicado a month ago

Built at: 2024-11-07T00:32:02.817Z