Openchip is a European Silicon Engineering Company, headquartered in Barcelona, Spain. We aim to democratize the usage of Chips by developing Systems on Chip (SoCs) that combine RISC-V and accelerated chiplets for AI and HPC, everything interconnected with UCIe open interfaces. Our technologies will provide value in multiple fields such as Artificial Intelligence, Security and Privacy, and Carbon Footprint Reduction. We are willing to change the Silicon Industry and help to build a more sustainable world, where collaboration and openness are by default. Our chips will be used in High Performance Computing, Autonomous Driving, Telecommunications, Personalized Medicine, Edge Computing, and Cloud.
We are looking for outstanding people willing to join our mission to change this industry and help to build a better world. We can offer you an exciting and accelerated career path in a multicultural and multinational environment where innovation, teamwork, and trust are in our DNA. You will have the opportunity to learn from senior professionals, use the most advanced technologies to develop chips, and participate in one of the most relevant technological projects in the European Union.
Position: Senior Design ManagerResponsibilities include but are not limited to:
Work on design execution of silicon design.Work on SoC DFT architecture and DFM concept.Work on implementation and verification of DFT measures to meet product specifications and production requirements.Work closely with cross-functional teams (design, production test, and qualification) to meet test requirements with effective DFT solutions.Contribute to target coverage requirements for logic, memories, IO, and mixed-signal IPs.Generate test patterns and support post-silicon ATE and QnR.Qualifications:Minimum Qualifications: Degree/Masters in Electrical/Electronic Engineering.Minimum 7 years and above in the area of IC digital design and more cycles of DFT and RTL design.Good knowledge of ATPG scan, test controller, MBIST, and their implementation.Good knowledge of HDL, synthesis, STA, top-level constraints, and scripting.Good knowledge of EDA tools, e.g., VCS, TestMax DFT/ATPG/Advisor.Strong analytical and problem-solving skills.Preferred Qualifications: Experience working in a large corporation.Knowledge of Network on chip architecture RiscV ISA/architecture and SOC based on this processor.Knowledge of high-level (architecture) digital design language.Knowledge of architecture analysis tools used for metric analysis.Good knowledge of scripting languages: Perl, Python.We are looking for team players that focus on the outcome of the team above the individual needs, with respect and honest challenge.
#J-18808-Ljbffr