Digital Design Engineer

Digital Design Engineer
Empresa:

*Nombre Oculto*


Detalles de la oferta

Company OverviewTeledyne e2v Professional Imaging sensors, systems, and subsystems are designed, manufactured, tested and characterized in Grenoble (France) and Seville (Spain) and are supplied to leading customers worldwide. Working with us means engaging with a very talented and international team in the challenging world of high technology imaging. Join us to brighten your future!Position Summary and Responsibilities : This role is suited to a Digital Engineer with digital CMOS design knowledge looking for a new challenge. Personal development opportunities will be available throughout our global international organization for high performers. Your personal values must be in line with ours: Agility, Integrity, Excellence throughout and Customers first.MAIN ACCOUNTABILITIES Digital Design - Designing and implementing digital sequencer, feature and processing functions for imaging (specification, architecture, code, simulation, test strategy, timing analysis). To ensure that designs are right first time or that only a metal fix is required if that has been defined in the programme plan. Ensure that newly designed circuits have been designed for ease of testability. Support the camera development, test and characterization team.Continuous Improvement - To participate in the continuous improvement of the design flow for Machine Vision Sensors. To ensure that the right tools and methodology are put in place to satisfy the flow requirements.Innovation - Protect our intellectual property. To contribute to the design of new technology building blocks to ensure that T-Anafocus can meet the needs of MVS customers in the future.Key Internal Interfaces CMOS Design TeamCharacterisation teamProject ManagerQualifications Telecommunications Engineer (electronics specialty), Electronics Engineer, Physics Degree (electricity and electronics specialty)Knowledge of Hardware languages: Verilog and/or VHDLUnderstanding of CMOS digital design and flowContinuous improvement methodologyEnglish: good level written and spokenDesired Knowledge Experience in the design of image CMOS sensors.Cadence EDA tool knowledge: Xcelium, Genus, Innovus, Modus, Tempus.Knowledge of script languages: TCL, Bash, Python, Matlab, PerlKnowledge of device physics and CMOS technology and their interaction with VLSI circuits.Experience in designing High-speed PLL, regulators and serializers.More than 3 years of experience designing digital circuits at the transistor level in integrated circuits, preferably with CMOS Standard technology.Understanding of electronic Imaging including electro-optical performanceNon-technical skills Adaptability with strong problem-solving skillsGood team working, communication, presentation, and interpersonal skillsTeam player spirit.Proactive approach#J-18808-Ljbffr


Fuente: Jobtome_Ppc

Requisitos

Digital Design Engineer
Empresa:

*Nombre Oculto*


Biology Teacher Including A Level And Ib Diploma (Full Time Permanent Role)

Full-time Biology Teacher - Permanent RoleRequired to hold a Spanish NIE/EU ResidenceWe are seeking a full-time Biology teacher from September 2024 (to teach...


Desde International School Andalucia - Sevilla

Publicado a month ago

Docente De Matemáticas Y Economía | [Dfx243]

Congregacion de los Legionarios de CristoBuscamos un profesor/a de secundaria cualificado para trabajar en nuestro colegio de Sevilla y cubrir un puesto por ...


Desde Congregacion De Los Legionarios De Cristo - Sevilla

Publicado a month ago

Director Financiero - (Wyc943)

Perteneciendo al comité de dirección de una compañía dinámica, flexible y de alta cualificación cuyo objetivo es la gestión de la fabricación industrial; las...


Desde Hays - Sevilla

Publicado a month ago

Referente Educativo, Indefinido, Sad Vitoria (V-919)

Descripción:EmpresaDivisión otros servicios de AAPPPuestoReferente educativo, indefinido, SAD VitoriaTipo de ofertaInternaNúmero de vacantes1Descripción de l...


Desde Grupo 5 - Sevilla

Publicado a month ago

Built at: 2024-09-17T11:26:02.066Z