Design Verification Engineering

Detalles de la oferta

Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $12 billion in FY22 and approximately 25,000 people globally working alongside 125,000 global customers, ADI ensures today's innovators stay Ahead of What's Possible.Mixed-Signal Verification EngineerADI's Precision Converters Group is seeking Analog/Mixed signal Verification Engineers to verify new integrated circuits and support assigned products through the full product life cycle.ResponsibilitiesActing as a mixed signal verification team member in a multi-disciplinary (Digital/Analog/DV/Implementation/Layout) multi-site development teamVerification of full chip-level functions, including interfacing, required to implement new converter products in a wide range of application spacesWork with Analog Design for the generation of behavioral models of analog sub-circuits in any of their possible forms (AMS, C++, SystemVerilog, DMS, ...)Generate model validation plans and provide model usage support in full chip level verification functionsInteract with rest of DV Team to develop directed and constrained random test cases for verification of analog functions within a mixed-signal verification environmentPlanning and scheduling of verification tasks and liaison with development team membersPresentation of progress at key milestones throughout the design cycleResearching and developing new methods and processes of verificationQualifications/SkillsElectronic Engineering/Computer Engineering/Electrical Engineering degree with 2+ years of experience in analog/mixed-signal design verificationWell versed in standard verification flows during IC designUnderstanding of mixed-signal circuits (heavy digital/analog interaction) and its trade-offs when it comes to their verificationAbility to deal with ambiguityVerification plan development from specification/standardsStrong debugging and problem solving skillsStrong written and verbal communication skills, including technical presentationsStrong coding, object-oriented programming, and documentation skillsHands-on experience with System Verilog and (preferably) UVM would be an advantageKnowledge of communication protocols like SPI, I2C and data converter architectures would be an advantageExperience with a scripting language (Python, C, Perl, etc.) would be an advantageJob Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days#J-18808-Ljbffr


Salario Nominal: A convenir

Fuente: Jobtome_Ppc

Requisitos

Ingeniero Ciberseguridad, Valencia

Ingeniero Ciberseguridad en Valencia.En Hays estamos colaborando con una multinacional tecnológica especializada en proyectos de I+D+i ofreciendo soluciones ...


Hays - Valencia

Publicado 16 days ago

Dirección De Ingeniería Y Mejora Continua

Dirección de Ingeniería y Mejora ContinuaRESPONSABILIDADESLiderar y coordinar al equipo de Ingeniería y Mejora Continua, promoviendo un entorno de trabajo po...


Fritz&Muller - Valencia

Publicado 16 days ago

Ingenier@ De Diseño Mecánico 3D/ Senior Mechanical Engineer

INGENIER@ DE DISEÑO MECÁNICO 3D/ SENIOR MECHANICAL ENGINEERJornada completaPara proyectos internos de TSE, precisamos un Senior Mechanical Engineer para trab...


Tse Technology Solutions - Valencia

Publicado 16 days ago

Principal Design Evaluation Engineer

.Principal Design Evaluation EngineerApplyLocations: Spain, Valencia, Cortes Valencianas; Ireland, LimerickTime Type: Full TimePosted on: Posted 3 Days AgoJo...


Information Technology Association Galway - Valencia

Publicado 16 days ago

Built at: 2024-11-19T08:29:58.088Z